
Manprit .
Software Engineer | Modern C++ (C++17/20) | Systems & Infrastructure
Hire this person
Send a job offer directly to this candidate
About
Software Engineer with ~2 years of experience designing and optimizing high-throughput, low-latency C++ systems, binary protocols, and data pipelines. Strong expertise in Modern C++ (C++17/20), multithreading, Linux systems programming, memory management, and performance profiling (GDB, perf). Proven track record in root-cause debugging, systems architecture, and algorithmic problem-solving. IIT (BHU) graduate; Codeforces Expert, LeetCode Knight.
Experience
Software Development Engineer at Pace Stock Broking Services Pvt. Ltd. (Pacefin) (2024-06 – Present)
- Order Confirmation Optimization: Designed order ack protocol off public TBT market data before private gateway acks, reducing tick-to-trade latency on ~80% of orders and ~95% of modifies on NSE/BSE.
- High-Throughput Exchange Executors: Implemented C++ execution handlers for perpetual futures and options across crypto exchanges (Delta Exchange, Hyperliquid, Lighter) over REST and WebSocket APIs.
- Event-Driven Reliability: Developed a Circuit Breaker predictor for real-time detection of stream desynchronization and missing events; shipped with heartbeat monitoring for NSEMD and EOBI feeds to improve system uptime.
- Zero-Staging S3 Data Streaming: Built `AWSFileStreamer` in C++ utilizing parallel ranged GETs to stream remote datasets without local staging; achieved 3.3× faster throughput while bounding thread contention.
- High-Frequency Ingestion & Storage: Owned TCP/UDP multicast recording pipelines for real-time market data across global endpoints. Quantified and optimized page-framed zstd compression trade-offs, recovering 8–39% storage ratio on high-entropy feeds.
- Live Observability & Debugging: Built dynamic load frameworks for streaming universes, featuring a runtime admin command interface for live production debugging, root cause analysis, and thread-level profiling.
Education
Integrated Dual Degree (IDD) in Mathematics and Computing – Indian Institute of Technology (BHU), Varanasi (2019-01 – 2024-12)
